

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10083411	02/27/2002	716	13	2825	DO

\*\*APPLICANTS: Stenberg Robert; Pavisic Ivan;

\*\*CONTINUING DATA VERIFIED:

\*\* FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		ATTORNEY DOCKET NO
35 USC 119 conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		
Verified and Acknowledged Examiners's initials TB		01-926 72242 (6653)
TITLE : System and method for identifying and eliminating bottlenecks in integrated circuit designs		

U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		THUAN - DO		CLAIMS ALLOWED	
		Assistant Examiner		Total Claims 18	Print Claim for O.G. 1
ISSUE FEE				DRAWING	
Amount Due	Date Paid			Sheets Drwg. 4	Figs. Drwg. 7
		Primary Examiner		Print Fig. 2	
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE		Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)